## **CLAIMS**

What is claimed is:

1. An apparatus comprising:

a layer two processing device to selectively provide a justification command and data in response to an input signal;

a clock source to provide a first clock signal, wherein the clock source selectively modifies the first clock signal phase in response to the justification command; and an elastic store device to selectively transfer the data in response to the first clock signal.

- 2. The apparatus of Claim of 1, wherein the clock source is to selectively add a cycle to the first clock signal in response to a negative justification command and a phase account being low enough to allow a phase adaptation.
- 3. The apparatus of Claim 1, wherein the clock source is to selectively remove a cycle from the first clock signal in response to a positive justification command and a phase account being enough to allow a phase adaptation.
- 4. The apparatus of Claim 1, wherein the layer two processing device is to perform forward error correction decoding in accordance with ITU-T G.975.

- 5. The apparatus of Claim 1, wherein the layer two processing device is to determine the justification command in compliance with ITU-T G.709.
- 6. The apparatus of Claim 1, wherein the input signal comprises an OTN frame.
- 7. The apparatus of Claim 1, wherein the clock source comprises

  a first clock generator to provide the first clock signal;

  a second clock generator to provide a second clock signal;

  a third clock generator to provide a third clock signal based on the second clock signal;

a transform device to selectively modify the phase of the first clock signal in response to the justification command; and

a phase comparator to selectively modify the phase of the second clock signal based on phase comparisons between the first and third clock signals.

8. The apparatus of Claim 7, wherein the transform device is to selectively update a phase account to account for the phase impact of a negative justification command in response to a negative justification command.

- 9. The apparatus of Claim 8, wherein the transform device is to selectively update the phase account according to the amount of clock signal phase shift adjustment in response to the phase account being low enough to allow a phase adaptation.
- 10. The apparatus of Claim 9, wherein the transform device is to selectively wait for a next justification command in response to the phase account not being low enough to allow a phase adaptation.
- 11. The apparatus of Claim 7, wherein the transform device is to selectively update a phase account to account for the phase impact of a positive justification command in response to a positive justification command.
- 12. The apparatus of Claim 11, wherein the transform device is to selectively update the phase account according to the amount of clock signal phase shift adjustment in response to the phase account being enough to allow a phase adaptation.
- 13. The apparatus of Claim 12, wherein the transform device is to selectively wait for a next justification command in response to the phase account not being enough to allow a phase adaptation.

14. The apparatus of Claim 7, wherein the clock source is to selectively maintain a ratio of the first clock signal to the third clock signal as approximately one in response to the justification command.

## 15. An apparatus comprising:

an elastic store device to selectively transfer data in response to a first clock signal;

a justification generator to selectively provide a justification command based on a phase comparison between second and third clock signals;

a transform device to selectively modify the phase of the second clock signal in response to the justification command; and

a wrapper device to selectively combine the justification command with the data based on the first clock signal and to provide the combination.

- 16. The apparatus of Claim 15, wherein the transform device is to selectively add a cycle to the second clock signal in response to a negative justification command and a phase account being low enough to allow a phase adaptation.
- 17. The apparatus of Claim 15, wherein the transform device is to selectively remove a cycle from the second clock signal in response to a positive justification command and a phase account being enough to allow a phase adaptation.

- 18. The apparatus of Claim 15, wherein the wrapper device is to perform forward error correction encoding in accordance with ITU-T G.975.
- 19. The apparatus of Claim 15, wherein the wrapper device is to provide the combination in accordance with ITU-T G.709.
- 20. The apparatus of Claim 15, wherein the second clock signal is based on the first clock signal.
- 21. The apparatus of Claim 15, wherein the justification generator is to selectively provide a positive justification command in response to the phase comparison exceeding a threshold.
- 22. The apparatus of Claim 15, wherein the justification generator is to selectively provide a negative justification command in response to the phase comparison being less than a threshold.
- 23. The apparatus of Claim 15, further comprising a phase comparator to selectively provide the phase comparison in response to a phase comparison between the second and third clock signals.

- 24. The apparatus of Claim 15, wherein the transform device is to selectively update a phase account to account for the phase impact of a negative justification command in response to a negative justification command.
- 25. The apparatus of Claim 24, wherein the transform device is to selectively update the phase account according to the amount of clock signal phase shift adjustment in response to the phase account being low enough to allow a phase adaptation.
- 26. The apparatus of Claim 25, wherein the transform device is to selectively wait for a next justification command in response to the phase account not being low enough to allow a phase adaptation.
- 27. The apparatus of Claim 15, wherein the transform device is to selectively update a phase account to account for the phase impact of a positive justification command in response to a positive justification command.
- 28. The apparatus of Claim 27, wherein the transform device is to selectively update the phase account according to the amount of clock signal phase shift adjustment in response to the phase account being enough to allow a phase adaptation.

- 29. The apparatus of Claim 28, wherein the transform device is to selectively wait for a next justification command in response to the phase account not being enough to allow a phase adaptation.
- 30. The apparatus of Claim 15, wherein the transform device is to selectively maintain a ratio of the second clock signal to the third clock signal as approximately one in response to the justification command.

## 31. A method comprising:

selectively extracting a justification command and data in response to an input signal;

selectively modifying a first clock signal phase in response to the justification command; and

selectively transferring the data in response to the first clock signal.

32. The method of Claim 31, wherein the modifying comprises selectively adding a cycle to the first clock signal in response to a negative justification command and the number of accounted-for bits being low enough to allow a phase adaptation.

- 33. The method of Claim 31, wherein the modifying comprises selectively removing a cycle from the first clock signal in response to a positive justification command and the number of accounted-for bits being enough to allow a phase adaptation.
- 34. The method of Claim 31, wherein the input signal comprises an OTN frame.
- 35. A method comprising:

selectively transferring data in response to a first clock signal;

selectively providing a justification command based on a phase comparison between second and third clock signals;

selectively modifying the phase of the second clock signal in response to the justification command; and

selectively combining the justification command with the data based on the first clock signal.

36. The method of Claim 35, wherein the modifying comprises selectively adding a cycle to the second clock signal in response to a negative justification command and a phase account being low enough to allow a phase adaptation.

37.	The method of Claim 35, wherein the modifying comprises selectively removing
a cycle fro	om the second clock signal in response to a positive justification command and a phase
account be	eing enough to allow a phase adaptation.

## 38. A system comprising:

an interface;

a data processor to exchange signals with the interface and to selectively provide a justification command and data in response to an input signal;

a clock source to provide a first clock signal, wherein the clock source selectively modifies the first clock signal phase in response to the justification command; and

an elastic store device to selectively transfer the data in response to the first clock signal.

- 39. The system of Claim 38, wherein the interface is compatible with XAUI.
- 40. The system of Claim 38, wherein the interface is compatible with IEEE 1394.
- 41. The system of Claim 38, wherein the interface is compatible with PCI.
- 42. The system of Claim 38, wherein the data processor is to perform media access control in compliance with IEEE 802.3.

- 43. The system of Claim 38, wherein the data processor is to perform optical transport network de-framing in compliance with ITU-T G.709.
- 44. The system of Claim 38, wherein the data processor is to perform forward error correction processing in compliance with ITU-T G.975.
- 45. The system of Claim 38, further comprising a switch fabric coupled to the interface.
- 46. The system of Claim 38, further comprising a packet processor coupled to the interface.
- 47. The system of Claim 38, further comprising a memory device coupled to the interface.
- 48. A system comprising:

an interface;

an elastic store device to exchange signals with the interface and to selectively transfer data in response to a first clock signal;

a justification generator to selectively provide a justification command based on a phase comparison between second and third clock signals;

a transform device to selectively modify the phase of the second clock signal in response to the justification command; and

a wrapper device to selectively combine the justification command with the data based on the first clock signal and to provide the combination; and

a data processor to exchange signals with the interface and the wrapper device.

- 49. The system of Claim 48, wherein the interface is compatible with XAUI.
- 50. The system of Claim 48, wherein the interface is compatible with IEEE 1394.
- 51. The system of Claim 48, wherein the interface is compatible with PCI.
- 52. The system of Claim 48, wherein the data processor is to perform media access control in compliance with IEEE 802.3.
- 53. The system of Claim 48, wherein the data processor is to perform optical transport network de-framing in compliance with ITU-T G.709.
- 54. The system of Claim 48, wherein the data processor is to perform forward error correction processing in compliance with ITU-T G.975.

- 55. The system of Claim 48, further comprising a switch fabric coupled to the interface.
- 56. The system of Claim 48, further comprising a packet processor coupled to the interface.
- 57. The system of Claim 48, further comprising a memory device coupled to the interface.